



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/746,328	12/20/2000	William G. Hooper III	10001025-1	1710

7590 10/03/2003
HEWLETT-PACKARD COMPANY
Intellectual Property Administration
P.O. Box 272400
Fort Collins, CO 90527-2400

EXAMINER

PATEL, HETUL B

ART UNIT	PAPER NUMBER
----------	--------------

2186

DATE MAILED: 10/03/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/746,328

Applicant(s)

HOOPER, WILLIAM G.

Examiner

Hetul Patel

Art Unit

2186

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 20 December 2000.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2,4-7,9,11-13,15 and 17 is/are rejected.
- 7) ☒ Claim(s) 3,8,10,14,16 and 18 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 06 April 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

DETAILED ACTION

Specification

1. Claims 1-18 are presented for examinations.
2. The title of this invention is objected to because of the following informalities: The information disclosure statement (PTO-1449) received on 11/25/2002 has the title of this invention as "Method and system for data block sparing in a solid-state storage device" and the specification received on 12/20/2000 has the title of this invention as "Method and system for data block storing in a solid-state storage device".

Appropriate correction is required.

3. The disclosure is objected to because of the following informalities: In the "Summary of Invention" section, Line 2 on page 3 should be "...number of replacement, or spare data blocks..." instead of "...number of replacement, or spare, data blocks..." as shown in this application.

Appropriate correction is required.

Claim Objections

4. Claim 8 is objected to because of the following informalities:
 - Line 10 of claim 8 on page 27 should be "copies the located..." instead of "copyies the located..." as claimed in the application.
 - Lines 6 of the claim 8 on page 26 of the application should be "to the content of the cached spare table identifier register..." instead of "to the content of the spare table identifier register..." as claimed in this application.

Appropriate correction is required.

5. Claims 3 and 14 are objected to because of the following informalities: Lines 10-11 of the claim 3 on page 25 and lines 8-9 of claim 14 on page 29 of the application should be "...the physical address of a spare data block, within a spare page ..." instead of "...the physical address of a data block, within a spare page..." as claimed in this application. Appropriate correction is required.

6. Claims 10 and 18 are objected to because of the following informalities: There are multiple times "the spare block status map" is called as "the spare block map". Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

7. Claims 1-2, 4-5, 9, 11 and 12 are rejected under 35 U.S.C. 102(e) as being anticipated by Dobbek (USPN: 6,535,995).

As per claim 1, Dobbek teaches a solid-state data storage device which converts logical address to physical address and replaces the defective sector of memory with the fresh unused defect-free sector (e.g. see abstract). This storage device comprising:

- a physical electronic memory including a spare table region containing spare tables (e.g. see column 4, lines 23-36 and figure 3)
- an electronic memory interface that provides, to devices that access the electronic memory, memory operations directed to target data blocks specified by the accessing device via a logical data block address (e.g. see column 2, lines 29-32 and figure 2)
- a logic component that maps a logical data block address to a physical address describing the location of a data block in the electronic memory (e.g. see column 4, lines 8-16 and lines 23-36).

Further limitation of having a data page region and a spare page region in the solid-state data storage device is embedded in the prior art taught by Dobbek. Dobbek teaches that there are a predetermine number of data sectors and spare locations available in each virtual sector (e.g. see lines 43-48, column 4). Here, the data page region is created using the data sectors to store the data and the spare page region is created using the spare locations in order to store the data for replacing defected region data.

As per claim 2, Dobbek teaches that the file logical block address (FLBA) contains virtual track number, which indexes the correct track in the virtual track (VT) table and it's also used as an index in the virtual sector (VS) table (e.g. see column 5, lines 36-38). Here, the virtual track number acts as both page index and the data block index.

As per claims 4-5, Dobbek teaches a solid-state data storage device, which includes spare table region, spare page region and data page region as explained in the rejection of claim 1 above. It is very well known in the art that any solid-state storage device can be partitioned into multiple different regions with different sizes. Here the inventor is partitioning the solid-state storage device into five different regions and starting from lower addressed portion to higher addressed portion of the storage device, calling those regions as a first spare table region, a first spare page region, a data page region, a second spare page region and a second spare table region, respectively.

As per claims 9 and 11, Dobbek teaches a solid-state data storage device. The memory size is a system dependent feature. Since neither applicant nor specification disclose changing the size of the memory (i.e. data page, spare page and spare table element) would change the system functionality or performance, therefore, any size of the memory can be selected, by this rationale, claims 9 and 11 are rejected.

As per claim 12, Dobbek teaches a method for converting logical address to physical address in a solid-state data storage device, comprising:

- providing electronic memory including a spare table region containing spare tables (e.g. see column 4, lines 23-36 and figure 3);
- extracting a page index and a data block index from the logical data block address, and uses the page index to locate a corresponding spare table and the data block index to locate a corresponding spare table element within the corresponding spare table (e.g. see column 5, lines 36-38). Here, as

explained above in the rejection of the claim 2, the virtual track number acts as both page index and the data block index. First, the virtual track number indexes the correct track in the virtual track (VT) table, just like the page index gets used to locate the correct spare table in this application and then the virtual track number also used as an index in the virtual sector (VS) table, just like the data block index gets used to locate the correct spare table element in this application.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dobbek (USPN: 6,535,995).

As per claim 10, Dobbek teaches a solid-state data storage device, which includes spare table region, spare page region and data page region as explained in the rejection of claim 1 above. It is very well known in the art that any solid-state storage device can be partitioned into multiple different regions with different sizes in such a way so

- a spare table contains a number of elements equal to the number of data blocks within data page,

- a spare table region contains a number of spare tables equal to the number of data pages within data page region, and
- a spare page region contains a number of spare pages equal to the number of data pages within data page region,

to keep the redundant copies of the data stored in data blocks and data pages for the backup purpose so the spare data will be available for replacing the defected data in the data page region. Unlike the further limitation, the spare block map can be stored in any spare data block of the spare page. But by storing it in the first spare data block of the spare page, the access time to access the status information, which stored in the spare data block, can be reduced. And the overall performance of the storage device can be increased since this status information get read every time the spare data block get called and every time the access time to read that will be lowered.

9. Claim 3, 13 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dobbek as applied to claim 1-2, 4-5, 9, 11 and 12 above, in view of Jeddeloh (USPN: 5,933,852).

As per claim 3, Dobbek teaches the invention as claimed including the logic component which extracts page index and data block index from the logical data block address, and uses the page index to locate a corresponding spare table and the data block index to locate a corresponding spare table element within the corresponding spare table (e.g. see column 5, lines 36-38). Here, as explained above in the rejection of the claim 2, the virtual track number acts as both page index and the data block index. First, the virtual track number indexes the correct track in the virtual track (VT)

table, just like the page index gets used to locate the correct spare table in this application and then the virtual track number also used as an index in the virtual sector (VS) table, just like the data block index gets used to locate the correct spare table element in this application. However, Dobbek does not particularly disclose that when a status indication indicates that the logical block address has been remapped, the data storage device uses page offset and page index to determine the physical address of the data block within the spare page and the data storage device uses page index and data block index to determine the physical address of the data block within the data page if the status indication indicates that the logical block address has not been remapped.

Jeddeloh, on other hand, in his teaching of system and method for accelerated remapping of defective memory locations, disclose that "the non-defective memory portion to which the requested memory portion is mapped in either the usage table or the remapping table is accessed if the requested memory portion is defective, and the requested memory portion is accessed if the requested memory portion is not defective" (e.g. see the abstract). Here, the usage table and the remapping table contain the addresses, which are already offset so it can represent the appropriate spare location. Accordingly, it would be obvious to one of ordinary skill in the art at the time of current invention was made to add the defective address remapping circuit/module, which provides a spare location address if the requested address is defective as taught by Jeddeloh. In doing so, it would prevent the data from getting corrupted by not reading and writing on a defective memory location.

As per claim 13, see arguments with respect to the rejection of claims 1-3.

As per claim 17, see arguments with respect to the rejection of claim 3.

10. Claim 6 rejected under 35 U.S.C. 103(a) as being unpatentable over Dobbek, in view of Venkatesh et al. (USPN: 6,397,292), hereinafter, Venkatesh.

As per claim 6, Dobbek teaches the solid-state storage device as claimed.

However, Dobbek do not particularly disclose that redundant copies of the spare tables of the first spare table region are stored in the second spare table region. Venkatesh, on the other hand, teaches that redundant data storage is a common technique for providing a desired degree of reliability and availability of data storage access (e.g. see lines 22-34, column 1). Here, Venkatesh makes redundant copies of whole disk drives as a backup copies in case of data loss/corruption occurs in the original disk drive(s). Using the same concept, it would be obvious to one of ordinary skill in the art at the time of current invention was made to keep redundant copies of the spare tables of the first spare table region into the second spare table region, as taught by Venkatesh, in order to continue spare table element access operations in the event of a failure of first spare table region.

11. Claims 7-8 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dobbek, in view of Smith (USPN: 6,269,432).

As per claims 7-8, Dobbek teaches the solid-state storage device as claimed.

However, Dobbek do not particularly disclose that the solid-state storage device comprises a spare table cache and a cached spare table identifier register and they get used in order to map the logical data block address to a physical address. Smith, on

other hand, teaches that the cache memory get used to increase the processing speed of the system and a register get used to point to a location in the cache where previously stored data resides (see lines 12-20, column 1).

Accordingly, it would be obvious to one of ordinary skill in the art at the time of current invention was made to implement the solid-state storage device of Dobbek by adding a spare table cache and a cached spare table identifier register as taught by Smith to decrease the time to convert the logical data block address to physical address. In doing so, the mapping process to map the logical data block address to a physical address gets faster because spare table elements and spare blocks get read from the cached spare table identifier register and the spare table cache, respectively, which are a lot faster than reading them from the spare tables and the spare pages, respectively.

As per claims 15, see arguments with respect to the rejection of claim 8.

Allowable Subject Matter

12. Claims 14, 16 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion


The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is (703) 305-6219. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

HBP



TUAN V. THAI
PRIMARY EXAMINER